Abstract. The operation of gallium arsenide schottky barrier field effect transistor is greatly affected by several anomalies such as frequency dispersion of output impedance, z ds ; this low frequency behaviour is related to the presence of capture centres at the channel/substrate interface. In this context, we investigate the influence of such defects via a circuit consisting of a capacitance in series with a resistance placed in parallel to the output of a transistor, between drain and source. Then, using PSPICE program we made some simulations at several bias of the device and different values of elements characterising traps. It was found that the dispersion increases when the value of the drain bias increases. It was also shown that the dispersion increases with increasing trap resistance. Whereas, the trap capacitance greatly affects the initial and final saturation of the output impedance
Introduction
Despite the great evolution of modern technology in order to achieve high performance devices, surface and interface phenomena still play undesirable effects [1] [2] [3] . In particular, for gallium arsenide metal semiconductor field effect transistor, GaAs MESFET, the conducting channel, limited by two depleted zones, is highly perturbed by uncontrollable defects and capture centres. Thus, there always exist some persistent limitations such as low-frequency anomalies which affect the performance of broadband systems [4] [5] [6] . In fact, it was noted that the output impedance of GaAs MESFET at high frequencies can be substantially different than its dc value [7, 8] . This behavior, although of relatively minor importance in microwave and digital circuits, can profoundly affect the performance of analogical integrated circuits.
The origin of frequency dispersion phenomenon is still a subject of some controversy. Although it usually attributed [9] [10] [11] to the influence of deep traps localized at the interface between active layer and semi-insulating substrate, it was also reported that its origin could be due to short channel effect and/or to the diminution of the square resistance of n + layer beneath ohmic contacts. Other interpretations were related to device structure with buried channel or p-well structure [12, 13] . Consequently, the presence of localized surface states was modeled by an equivalent circuit consisting of a surface state capacitance, C ss , and a resistance, R ss , [14] .
In this work, to put into evidence the dispersive phenomenon, we first observe experimental frequency dependence of output impedance, Z ds (f) in GaAs MESFETs. Then, we use SPICE program to simulate Z ds (f) at different bias values via an equivalent circuit in low frequency that takes into 1 To whom any correspondence should be addressed. 
Dispersion phenomena of output impedance

Experimental observations
Since the output impedance, Z ds , is related to drain current, I d , as well as to drain-source voltage, V ds , it strongly depends on polarization intensities. Hence, measurements were carried out, at room temperature, at V gs = 0 V and several V ds polarizations ranging from 0.1 V to 0.9 V. The frequency interval was varied from 10 Hz to 1 MHz. In order to illustrate both linear and saturated regimes, the experimentally measured magnitude of the output impedance of a commercial GaAs MESFET is plotted in Fig. 1 , at a constant gate source potential (V gs = 0 V) and for different drain-source polarizations (0.3 V, 0.5 V, 0.7 V and 0.9 V). According to V ds values, two situations of Z ds (f) can clearly be observed: (i) dispersive behavior for V ds > 0.4 V and (ii) constancy for V ds ≤ 0.4 V. In the linear region (V ds ≤ 0.4 V), the output impedance remains almost constant in the whole frequency range. Therefore, in this low biasing interval, the output impedance is not dispersive. This could be attributed to the fact that the conducting channel is uniform. Hence, transport phenomena are not influenced by the channel/substrate interface. However, when the device is operated in the saturated regime for higher V ds , it is easy to note that the output impedance of a GaAs MESFET undergoes some variations at low frequencies (f < 1 KHz). It can be seen that the curves show an initial decrease, starting from a maximal value obtained for f = 10 Hz, to attain the lowest values, for each V ds , at higher frequencies. This dispersion behavior obtained for V ds = 0.7 V and 0.9 V is usually observed with most GaAs MESFET devices. Such frequency dispersions are considered as unwanted anomalies. 
Phenomenon simulation
Frequency dispersion phenomena of output impedance are attributed to the presence of localized surface states at the channel/substrate interface of the FET device. The gate biasing via a negative voltage creates a space charge region in the channel. Drain polarisation by a positive tension generates a non homogeneous width of the space charge region that is larger in the drain region than that near the gate (as schematically illustrated by Fig. 2a) . Consequently, the depletion region under the gate extends towards the channel/substrate interface. This mechanism influences trap states situated at this interface at which an electron accumulation region appears. Hence, the semi-insulating substrate would acquire an n-type semiconductor behavior. Thus, this conducting region can be represented by a resistance R SS . Whereas, below the source, the space charge region is too far from the channel/substrate interface so that electron traps are inactive. Therefore, this region can be considered as a capacitance, C ss . Hence, due to the position of R SS and C ss elements, representing trap electrical activity, they can be associated in parallel to drain and source (Fig. 2a) . Thus, in this investigation, we consider the initially [14] proposed circuit shown in Fig. 2b ; it includes a branch consisting of a capacitance, C ss , in series with a resistance, R ss . Both C ss , and R ss , are then branched in parallel to the output impedance of the device. The simulated results, thus obtained on a commercial GaAs MESFET, are plotted in Fig. 3 (continuous line) in terms of output impedance as a function of frequency at V gs = 0 V. For comparison, we also included experimental results (from Fig. 1 ) for V ds = 0.7 V (■) and 0.9 V (•). It can clearly be seen that the agreement between experimental and calculated values is very good. Moreover, using an optimization method we were able to determine both C ss and R ss ; they were found to be: (i) C ss = 1.8 µF and R ss = 0.45 kΩ for V ds = 0.7 V and (ii) C ss = 1.7 µF and R ss = 0.5 kΩ for V ds = 0.9V. To better quantify R ss effects, we define the dispersion extension, Z ds , in terms of the difference between the highest and the lowest Z ds values obtained for 10 Hz and 1 MHz, respectively, i.e.,:
Quantification of surface state effects
Effects of trap resistance
Thus, the dependence of ∆Z ds parameter on R ss is better illustrated in Fig. 4b . It is clear that the dispersion becomes less important as R ss increases. To quantify this phenomenon, we used limiting conditions: Z ds ] (f=10Hz) = Z ds ] (f 0) and Z ds ] (f=1MHz) = Z ds ] (f  ) . Hence, making use of the equivalent circuit in Fig. 2 , the calculation of output impedance, consisting of a resistance R ds placed in parallel to the characteristic impedance of traps (Z ss = R ss + 1/jC ss ) leads to the following relation: (2) By applying the limiting conditions to relation (2), it can readily be shown that Z ds takes the form:
Therefore, under the present polarization conditions, V gs = 0 V and V ds = 0.7V, one can easily find that R ds =137.5 Ω and C ss C ss = 1.7µF. Hence, relation (3) becomes:
Effects of trap capacitance
Following the same steps, as for R ss , we investigate the effects of trap capacitance, C ss , on frequency variation of Z ds by varying C ss from 0.1 µF to 3 µF. The obtained results are shown in Fig. 5a . Unlike previous R ss results, the C ss values do not seem to influence ∆Z ds that remains constant. We define the frequency band variations, ∆f, as: ∆f = f 2 -f 1 (5) where f 1 and f 2 are cutoff frequencies deduced from relation (2); they are given by:
Hence, replacing f 1 and f 2 into (5) one gets: The dependence of ∆f as a function of C ss is better illustrated in Fig. 5b . It is clear that f is inversely proportional to C ss . Using R ds = 137.5 Ω and R ss = 0.5 kΩ, this relation could be simplified to take the form: Figure 6 illustrates output impedance variations, Z ds , as a function of frequency variations, f; it is clear that Z ds increases with increasing f. Such dependence could be expressed analytically via curve fitting ( ____ ) to obtain the following expression:
Interdependence of f and Z ds
If f is given in Hz, relation (9) can be re-written as: This relation is of great importance because the maximum dispersion of output impedance could be determined by just knowing the frequency band width and vice versa. Consequently, it becomes possible to evaluate the influence of trapping characteristics via R SS and C SS values.
Conclusions
Output conductance of a GaAs MESFET was measured, at room temperature, under different bias condition in the frequency range . It was found that, at low polarizations (V ds < 0.4V) no frequency variations was noticed. Whereas, for V ds > 0.4 V a negative frequency dispersion behavior was obtained. These phenomena are attributed to deep traps situated at the active zone/semiinsulating substrate interface. The comparison of the obtained results with measured ones permitted the deduction of the deeps characteristics represented with a circuit composed of capacitance, C ss , in series with resistance, R ss . Subsequently the influence of the R ss and C ss values on the Z ds (f) is quantified. The maximum dispersion is larger for lower R ss . Whereas, C ss , controls the frequency band width that is limited by cutoff frequencies. Finally, a relation between variations of output impedance and frequency was established. 
